

- Low battery supply current - 0.4 μA (typ)
- Power-fail comparator (PFI/ $\overline{\text{PFO}}$)
- Low supply current - 40 μA (typ)
- Guaranteed $\overline{\text{RST}}$ (RST) assertion down to $V_{\text{CC}} = 1.0 \text{ V}$
- Operating temperature:
–40 °C to 85 °C (industrial grade)
- RoHS compliance
 - Lead-free components are compliant with the RoHS directive

Features

- RST or $\overline{\text{RST}}$ outputs
- NVRAM supervisor for external LPSRAM
- Chip enable gating (STM795 only) for external LPSRAM (7 ns max prop delay)
- Manual (push-button) reset input
- 200 ms (typ) t_{rec}
- Watchdog timer - 1.6 s (typ)
- Automatic battery switchover

Table 1. Device summary

	Watchdog Input	Active-low RST ⁽¹⁾	Active-high RST ⁽¹⁾	Manual reset input	Battery switchover	Power-fail comparator	Chip enable gating
STM690T/S/R	√	√			√	√	
STM704T/S/R		√		√	√	√	
STM795T/S/R		√ ⁽²⁾			√		√
STM802T/S/R	√	√			√	√	
STM804T/S/R	√		√ ⁽²⁾		√	√	
STM805T/S/R	√		√ ⁽²⁾		√	√	
STM806T/S/R		√		√	√	√	

1. All $\overline{\text{RST}}$ outputs push-pull (unless otherwise noted).

2. Open drain output.

Contents

1	Description	6
1.1	Pin descriptions	9
1.1.1	$\overline{\text{MR}}$ (manual reset)	9
1.1.2	WDI (watchdog input)	9
1.1.3	$\overline{\text{RST}}$ (active-low reset)	9
1.1.4	RST (active-high reset - open drain)	9
1.1.5	PFI (power-fail input)	9
1.1.6	$\overline{\text{PFO}}$ (power-fail output)	9
1.1.7	V_{OUT} (supply output voltage)	9
1.1.8	$\overline{\text{Vccsw}}$ (V_{CC} switch output)	9
1.1.9	$\overline{\text{E}}$ (chip enable input)	9
1.1.10	$\overline{\text{E}}_{\text{CON}}$ (conditional chip enable)	10
1.1.11	V_{BAT} (backup battery input)	10
2	Operation	14
2.1	Reset output	14
2.2	Push-button reset input (STM704/806)	14
2.3	Watchdog input (NOT available on STM704/795/806)	14
2.4	Backup battery switchover	15
2.5	Chip enable gating (STM795 only)	16
2.6	Chip enable input (STM795 only)	16
2.7	Chip enable output (STM795 only)	16
2.8	Power-fail input/output (NOT available on STM795)	17
2.9	Applications information	18
2.10	Using a SuperCap™ as a backup power source	19
2.11	Negative-going V_{CC} transients	19
3	Typical operating characteristics	20
4	Maximum ratings	30
5	DC and AC parameters	31

6	Package mechanical data	36
6.1	SO8 package information	37
6.2	MiniSO8 package information	38
7	Part numbering	39
8	Revision history	42

List of tables

Table 1.	Device summary	1
Table 2.	Signal names	7
Table 3.	Pin description	10
Table 4.	I/O status in battery backup	15
Table 5.	Absolute maximum ratings	30
Table 6.	Operating and AC measurement conditions.	31
Table 7.	DC and AC characteristics	32
Table 8.	SO8 package mechanical data.	37
Table 9.	MiniSO8 mechanical data.	39
Table 10.	Ordering information scheme	41
Table 11.	Marking description.	42
Table 12.	Document revision history	44

List of figures


Figure 1.	Logic diagram (STM690/802/804/805)	6
Figure 2.	Logic diagram (STM704/806)	6
Figure 3.	Logic diagram (STM795)	7
Figure 4.	STM690/802/804/805 connections	8
Figure 5.	STM704/806 connections	8
Figure 6.	STM795 connections	8
Figure 7.	Block diagram (STM690/802/804/805)	11
Figure 8.	Block diagram (STM704/806)	11
Figure 9.	Block diagram (STM795)	12
Figure 10.	Hardware hookup	13
Figure 11.	Chip enable gating	16
Figure 12.	Chip enable waveform (STM795)	17
Figure 13.	Power-fail comparator waveform (STM690/704/802/804/805/806)	18
Figure 14.	Using a SuperCap™	19
Figure 15.	V_{CC} to V_{OUT} on-resistance vs. temperature	20
Figure 16.	V_{BAT} to V_{OUT} on-resistance vs. temperature	20
Figure 17.	Supply current vs. temperature (no load)	21
Figure 18.	Battery current vs. temperature	21
Figure 19.	V_{PFI} threshold vs. temperature	22
Figure 20.	Reset comparator propagation delay vs. temperature	22
Figure 21.	Power-up t_{rec} vs. temperature	23
Figure 22.	Normalized reset threshold vs. temperature	23
Figure 23.	Watchdog time-out period vs. temperature	24
Figure 24.	\bar{E} to \bar{E}_{CON} on-resistance vs. temperature	24
Figure 25.	PFI to PFO propagation delay vs. temperature	25
Figure 26.	Output voltage vs. load current ($V_{CC} = 5\text{ V}$; $V_{BAT} = 2.8\text{ V}$; $T_A = 25\text{ °C}$)	25
Figure 27.	Output voltage vs. load current ($V_{CC} = 0\text{ V}$; $V_{BAT} = 2.8\text{ V}$; $T_A = 25\text{ °C}$)	26
Figure 28.	\overline{RST} output voltage vs. supply voltage	26
Figure 29.	RST output voltage vs. supply voltage	27
Figure 30.	Power-fail comparator response time (assertion)	27
Figure 31.	Power-fail comparator response time (de-assertion)	28
Figure 32.	Maximum transient duration vs. reset threshold overdrive	28
Figure 33.	\bar{E} to \bar{E}_{CON} propagation delay vs. temperature	29
Figure 34.	\bar{E} to \bar{E}_{CON} propagation delay test circuit	31
Figure 35.	AC testing input/output waveforms	31
Figure 36.	MR timing waveform	32
Figure 37.	Watchdog timing	32
Figure 38.	SO8 package outline	37
Figure 39.	MiniSO8 package outline	38

1 Description

The STM690/704/795/802/804/805/806 supervisors are self-contained devices which provide microprocessor supervisory functions with the ability to non-volatize and write-protect external LPSRAM. A precision voltage reference and comparator monitors the V_{CC} input for an out-of-tolerance condition. When an invalid V_{CC} condition occurs, the reset output (\overline{RST}) is forced low (or high in the case of RST). These devices also offer a watchdog timer (except for STM704/795/806) as well as a power-fail comparator (except for STM795) to provide the system with an early warning of impending power failure.

These devices are available in a standard 8-pin SO8 package or a space-saving 8-pin MiniSO8 package.

Figure 1. Logic diagram (STM690/802/804/805)



1. For STM804/805, reset output is active-high and open drain.

Figure 2. Logic diagram (STM704/806)




Figure 3. Logic diagram (STM795)





Table 2. Signal names

\overline{MR}	Push-button reset input
WDI	Watchdog input
\overline{RST}	Active-low reset output
RST ⁽¹⁾	Active-high reset output
$\overline{E}^{(2)}$	Chip enable input
$\overline{E}_{CON}^{(2)}$	Conditioned chip enable output
$\overline{V_{CCSW}}^{(2)}$	V _{CC} switch output
V _{OUT}	Supply voltage output
V _{CC}	Supply voltage
V _{BAT}	Backup supply voltage
PFI	Power-fail input
\overline{PFO}	Power-fail output
V _{SS}	Ground

1. Open drain for STM804/805 only.
2. STM795.

Figure 4. STM690/802/804/805 connections



1. For STM804/805, reset output is active-high and open drain.

Figure 5. STM704/806 connections





Figure 6. STM795 connections



1.1 Pin descriptions

1.1.1 $\overline{\text{MR}}$ (manual reset)

A logic low on $\overline{\text{MR}}$ asserts the reset output. Reset remains asserted as long as $\overline{\text{MR}}$ is low and for t_{rec} after $\overline{\text{MR}}$ returns high. This active-low input has an internal pull-up. It can be driven from a TTL or CMOS logic line, or shorted to ground with a switch. Leave open if unused.

1.1.2 WDI (watchdog input)

If WDI remains high or low for 1.6 s, the internal watchdog timer runs out and reset is triggered. The internal watchdog timer clears while reset is asserted or when WDI sees a rising or falling edge.

The watchdog function cannot be disabled by allowing the WDI pin to float.

1.1.3 $\overline{\text{RST}}$ (active-low reset)

Pulses low for t_{rec} when triggered, and stays low whenever V_{CC} is below the reset threshold or when $\overline{\text{MR}}$ is a logic low. It remains low for t_{rec} after either V_{CC} rises above the reset threshold, the watchdog triggers a reset, or $\overline{\text{MR}}$ goes from low to high.

1.1.4 RST (active-high reset - open drain)

Pulses high for t_{rec} when triggered, and stays high whenever V_{CC} is above the reset threshold or when $\overline{\text{MR}}$ is a logic high. It remains high for t_{rec} after either V_{CC} falls below the reset threshold, the watchdog triggers a reset, or $\overline{\text{MR}}$ goes from high to low.

1.1.5 PFI (power-fail input)

When PFI is less than V_{PFI} or when V_{CC} falls below V_{SW} (2.4 V), $\overline{\text{PFO}}$ goes low; otherwise, $\overline{\text{PFO}}$ remains high. Connect to ground if unused.

1.1.6 $\overline{\text{PFO}}$ (power-fail output)

When PFI is less than V_{PFI} , or V_{CC} falls below V_{SW} , $\overline{\text{PFO}}$ goes low; otherwise, $\overline{\text{PFO}}$ remains high. Leave open if unused. Output type is push-pull.

1.1.7 V_{OUT} (supply output voltage)

When V_{CC} is above the switchover voltage (V_{SO}), V_{OUT} is connected to V_{CC} through a P-channel MOSFET switch. When V_{CC} falls below V_{SO} , V_{BAT} connects to V_{OUT} . Connect to V_{CC} if no battery is used.

1.1.8 $\overline{\text{Vccsw}}$ (V_{CC} switch output)

When V_{OUT} switches to battery, $\overline{\text{Vccsw}}$ is high. When V_{OUT} switches back to V_{CC} , $\overline{\text{Vccsw}}$ is low. It can be used to drive gate of external PMOS transistor for I_{OUT} requirements exceeding 75 mA. Output type is push-pull.

1.1.9 $\overline{\text{E}}$ (chip enable input)

The input to the chip enable gating circuit. Connect to ground if unused.

1.1.10 \overline{E}_{CON} (conditional chip enable)

\overline{E}_{CON} goes low only when \overline{E} is low and reset is not asserted. If \overline{E}_{CON} is low when reset is asserted, \overline{E}_{CON} will remain low for 15 μ s or until \overline{E} goes high, whichever occurs first. In the disabled mode, \overline{E}_{CON} is pulled up to V_{OUT} .


1.1.11 V_{BAT} (backup battery input)

When V_{CC} falls below V_{SO} , V_{OUT} switches from V_{CC} to V_{BAT} . When V_{CC} rises above $V_{SO} +$ hysteresis, V_{OUT} reconnects to V_{CC} . V_{BAT} may exceed V_{CC} . Connect to V_{CC} if no battery is used.

Table 3. Pin description

Pin				Name	Function
STM795	STM690 STM802	STM704 STM806	STM804 STM805		
—	—	6	—	\overline{MR}	Push-button reset input
—	6	—	6	WDI	Watchdog input
7	7	7	—	\overline{RST}	Active-low reset output
—	—	—	7	RST	Active-high reset output
—	4	4	4	PFI	Power-fail input
—	5	5	5	\overline{PFO}	Power-fail output (push-pull)
1	1	1	1	V_{OUT}	Supply output for external LPSRAM
2	2	2	2	V_{CC}	Supply voltage
3	—	—	—	$\overline{V_{CCSW}}$	V_{CC} switch output (push-pull)
4	3	3	3	V_{SS}	Ground
5	—	—	—	\overline{E}	Chip enable input
6	—	—	—	\overline{E}_{CON}	Conditioned chip enable output
8	8	8	8	V_{BAT}	Backup battery input

Figure 7. Block diagram (STM690/802/804/805)



1. For STM804/805, reset output is active-high and open drain.

Figure 8. Block diagram (STM704/806)




Figure 9. Block diagram (STM795)





Figure 10. Hardware hookup



1. For STM690/802/804/805.
2. For STM795 only.
3. Not available on STM795.
4. For STM704/806.

AI08853

2 Operation

2.1 Reset output

The STM690/704/795/802/804/805/806 supervisor asserts a reset signal to the MCU whenever V_{CC} goes below the reset threshold (V_{RST}), a watchdog time-out occurs, or when the push-button reset input (\overline{MR}) is taken low. \overline{RST} is guaranteed to be a logic low (logic high for STM804/805) for $0\text{ V} < V_{CC} < V_{RST}$ if V_{BAT} is greater than 1 V. Without a backup battery, \overline{RST} is guaranteed valid down to $V_{CC} = 1\text{ V}$.

During power-up, once V_{CC} exceeds the reset threshold an internal timer keeps \overline{RST} low for the reset time-out period, t_{rec} . After this interval \overline{RST} returns high.

If V_{CC} drops below the reset threshold, \overline{RST} goes low. Each time \overline{RST} is asserted, it stays low for at least the reset time-out period (t_{rec}). Any time V_{CC} goes below the reset threshold the internal timer clears. The reset timer starts when V_{CC} returns above the reset threshold.

2.2 Push-button reset input (STM704/806)

A logic low on \overline{MR} asserts reset. Reset remains asserted while \overline{MR} is low, and for t_{rec} (see [Figure 36](#)) after it returns high. The \overline{MR} input has an internal 40 k Ω pull-up resistor, allowing it to be left open if not used. This input can be driven with TTL/CMOS-logic levels or with open-drain/ collector outputs. Connect a normally open momentary switch from \overline{MR} to GND to create a manual reset function; external debounce circuitry is not required. If \overline{MR} is driven from long cables or the device is used in a noisy environment, connect a 0.1 μF capacitor from \overline{MR} to GND to provide additional noise immunity. \overline{MR} may float, or be tied to V_{CC} when not used.

2.3 Watchdog input (NOT available on STM704/795/806)

The watchdog timer can be used to detect an out-of-control MCU. If the MCU does not toggle the watchdog input (WDI) within t_{WD} (1.6 s typ), the reset is asserted. The internal watchdog timer is cleared by either:

1. a reset pulse, or
2. by toggling WDI (high-to-low or low-to-high), which can detect pulses as short as 50 ns. If WDI is tied high or low, a reset pulse is triggered every 1.8 s ($t_{WD} + t_{rec}$).

The timer remains cleared and does not count for as long as reset is asserted. As soon as reset is released, the timer starts counting (see [Figure 37](#)).

Note: Input frequency greater than 20 ns (50 MHz) will be filtered.

2.4 Backup battery switchover

In the event of a power failure, it may be necessary to preserve the contents of external SRAM through V_{OUT} . With a backup battery installed with voltage V_{BAT} , the devices automatically switch the SRAM to the backup supply when V_{CC} falls.

Note: When the battery is first connected without V_{CC} power applied, the device does not immediately provide battery backup voltage on V_{OUT} . Only after V_{CC} exceeds V_{RST} will the switchover operate as described below. This mode allows a battery to be attached during manufacturing but not used until after the system has been activated for the first time. As a result, no battery power is consumed by the device during storage and shipment. If the backup battery is not used, connect both V_{BAT} and V_{OUT} to V_{CC} .

This family of supervisors does not always connect V_{BAT} to V_{OUT} when V_{BAT} is greater than V_{CC} . V_{BAT} connects to V_{OUT} (through a 100 Ω switch) when V_{CC} is below V_{SW} (2.4 V) or V_{BAT} (whichever is lower). This is done to allow the backup battery (e.g., a 3.6 V lithium cell) to have a higher voltage than V_{CC} .

Assuming that $V_{BAT} > 2.0$ V, switchover at V_{SO} ensures that battery backup mode is entered before V_{OUT} gets too close to the 2.0 V minimum required to reliably retain data in most external SRAMs. When V_{CC} recovers, hysteresis is used to avoid oscillation around the V_{SO} point. V_{OUT} is connected to V_{CC} through a 3 Ω PMOS power switch.

Note: The backup battery may be removed while V_{CC} is valid, assuming V_{BAT} is adequately decoupled (0.1 μ F typ), without danger of triggering a reset.

Table 4. I/O status in battery backup

Pin	Status
V_{OUT}	Connected to V_{BAT} through internal switch
V_{CC}	Disconnected from V_{OUT}
PFI	Disabled
\overline{PFO}	Logic low
\overline{E}	High impedance
\overline{E}_{CON}	Logic high
WDI	Watchdog timer is disabled
\overline{MR}	Disabled
\overline{RST}	Logic low
RST	Logic high
V_{BAT}	Connected to V_{OUT}
\overline{VCCSW}	Logic high (STM795)

2.5 Chip enable gating (STM795 only)

Internal gating of the chip enable (\bar{E}) signal prevents erroneous data from corrupting the external CMOS RAM in the event of an undervoltage condition. The STM795 uses a series transmission gate from \bar{E} to \bar{E}_{CON} (see [Figure 11](#)). During normal operation (reset not asserted), the \bar{E} transmission gate is enabled and passes all \bar{E} transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short \bar{E} propagation delay from \bar{E} to \bar{E}_{CON} enables the STM795 to be used with most μ Ps. If \bar{E} is low when reset asserts, \bar{E}_{CON} remains low for typically 10 μ s to permit the current write cycle to complete.

2.6 Chip enable input (STM795 only)

The chip enable transmission gate is disabled and \bar{E} is high impedance (disabled mode) while reset is asserted. During a power-down sequence when V_{CC} passes the reset threshold, the chip enable transmission gate disables and \bar{E} immediately becomes high impedance if the voltage at \bar{E} is high. If \bar{E} is low when reset asserts, the chip enable transmission gate will disable 10 μ s after reset asserts (see [Figure 12](#)). This permits the current write cycle to complete during power-down.

Any time a reset is generated, the chip enable transmission gate remains disabled and \bar{E} remains high impedance (regardless of \bar{E} activity) for the first half of the reset time-out period ($t_{rec}/2$). When the chip enable transmission gate is enabled, the impedance of \bar{E} appears as a 40 Ω resistor in series with the load at \bar{E}_{CON} . The propagation delay through the chip enable transmission gate depends on V_{CC} , the source impedance of the drive connected to \bar{E} , and the loading on \bar{E}_{CON} . The chip enable propagation delay is production tested from the 50% point on \bar{E} to the 50% point on \bar{E}_{CON} using a 50 Ω driver and a 50 pF load capacitance (see [Figure 35](#)). For minimum propagation delay, minimize the capacitive load at \bar{E}_{CON} and use a low-output impedance driver.

2.7 Chip enable output (STM795 only)

When the chip enable transmission gate is enabled, the impedance of \bar{E}_{CON} is equivalent to a 40 Ω resistor in series with the source driving \bar{E} . In the disabled mode, the transmission gate is off and an active pull-up connects \bar{E}_{CON} to V_{OUT} (see [Figure 11](#)). This pull-up turns off when the transmission gate is enabled.

Figure 11. Chip enable gating





Figure 12. Chip enable waveform (STM795)



2.8 Power-fail input/output (NOT available on STM795)


The Power-Fail Input (PFI) is compared to an internal reference voltage (independent from the V_{RST} comparator). If PFI is less than the power-fail threshold (V_{PFI}), the Power-Fail Output (\overline{PFO}) will go low. This function is intended for use as an undervoltage detector to signal a failing power supply. Typically PFI is connected through an external voltage divider (see [Figure 10](#)) to either the unregulated DC input (if it is available) or the regulated output of the V_{CC} regulator. The voltage divider can be set up such that the voltage at PFI falls below V_{PFI} several milliseconds before the regulated V_{CC} input to the STM690/704/795/802/ 804/805/806 or the microprocessor drops below the minimum operating voltage.

During battery backup, the power-fail comparator is turned off and \overline{PFO} goes (or remains) low (see [Figure 13](#)). This occurs after V_{CC} drops below V_{SW} (2.4 V). When power returns, the power-fail comparator is enabled and \overline{PFO} follows PFI. If the comparator is unused, PFI should be connected to V_{SS} and \overline{PFO} left unconnected. \overline{PFO} may be connected to \overline{MR} on the STM704/806 so that a low voltage on PFI will generate a reset output.

2.9 Applications information

These supervisor circuits are not short-circuit protected. Shorting V_{OUT} to ground - excluding power-up transients such as charging a decoupling capacitor - destroys the device. Decouple both V_{CC} and V_{BAT} pins to ground by placing $0.1 \mu F$ capacitors as close to the device as possible.


Figure 13. Power-fail comparator waveform (STM690/704/802/804/805/806)



2.10 Using a SuperCap™ as a backup power source

SuperCaps™ are capacitors with extremely high capacitance values (e.g., order of 0.47 F) for their size. [Figure 14](#) shows how to use a SuperCap as a backup power source. The SuperCap may be connected through a diode to the V_{CC} supply. Since V_{BAT} can exceed V_{CC} while V_{CC} is above the reset threshold, there are no special precautions when using these supervisors with a Super-Cap.

Figure 14. Using a SuperCap™



2.11 Negative-going V_{CC} transients

The STM690/704/795/802/804/805/806 supervisors are relatively immune to negative-going V_{CC} transients (glitches). [Figure 32](#) was generated using a negative pulse applied to V_{CC} , starting at $V_{RST} + 0.3$ V and ending below the reset threshold by the magnitude indicated (comparator overdrive). The graph indicates the maximum pulse width a negative V_{CC} transient can have without causing a reset pulse. As the magnitude of the transient increases (further below the threshold), the maximum allowable pulse width decreases. Any combination of duration and overdrive which lies under the curve will NOT generate a reset signal. Typically, a V_{CC} transient that goes 100 mV below the reset threshold and lasts 40 μs or less will not cause a reset pulse. A 0.1 μF bypass capacitor mounted as close as possible to the V_{CC} pin provides additional transient immunity.

3 Typical operating characteristics

Note: Typical values are at $T_A = 25\text{ }^\circ\text{C}$.

Figure 15. V_{CC} to V_{OUT} on-resistance vs. temperature




Figure 16. V_{BAT} to V_{OUT} on-resistance vs. temperature




Figure 17. Supply current vs. temperature (no load)




Figure 18. Battery current vs. temperature




Figure 19. V_{PFI} threshold vs. temperature




Figure 20. Reset comparator propagation delay vs. temperature




Figure 21. Power-up t_{rec} vs. temperature




Figure 22. Normalized reset threshold vs. temperature




Figure 23. Watchdog time-out period vs. temperature




Figure 24. \bar{E} to \bar{E}_{CON} on-resistance vs. temperature




Figure 25. PFI to $\overline{\text{PFO}}$ propagation delay vs. temperature




Figure 26. Output voltage vs. load current ($V_{CC} = 5\text{ V}$; $V_{BAT} = 2.8\text{ V}$; $T_A = 25\text{ °C}$)




Figure 27. Output voltage vs. load current ($V_{CC} = 0\text{ V}$; $V_{BAT} = 2.8\text{ V}$; $T_A = 25\text{ }^\circ\text{C}$)




Figure 28. \overline{RST} output voltage vs. supply voltage




Figure 29. RST output voltage vs. supply voltage




Figure 30. Power-fail comparator response time (assertion)




Figure 31. Power-fail comparator response time (de-assertion)




Figure 32. Maximum transient duration vs. reset threshold overdrive





Figure 33. \bar{E} to \bar{E}_{CON} propagation delay vs. temperature



4 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 5. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T_{STG}	Storage temperature (V_{CC} off)	-55 to 150	°C
$T_{SLD}^{(1)}$	Lead solder temperature for 10 seconds	260	°C
V_{IO}	Input or output voltage	-0.3 to $V_{CC} + 0.3$	V
V_{CC}/V_{BAT}	Supply voltage	-0.3 to 6.0	V
I_O	Output current	20	mA
P_D	Power dissipation	320	mW

1. Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 seconds.


5 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics tables that follow, are derived tests performed under the measurement conditions summarized in [Table 6](#). Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 6. Operating and AC measurement conditions

Parameter	STM690/704/795/ 802/804/805/806	Unit
V _{CC} /V _{BAT} supply voltage	1.0 to 5.5	V
Ambient operating temperature (T _A)	-40 to 85	°C
Input rise and fall times	≤ 5	ns
Input pulse voltages	0.2 to 0.8 V _{CC}	V
Input and output timing ref. voltages	0.3 to 0.7 V _{CC}	V

Figure 34. \bar{E} to \bar{E}_{CON} propagation delay test circuit



1. C_L includes load capacitance and scope probe capacitance.

Figure 35. AC testing input/output waveforms





Figure 36. MR timing waveform



1. RST for STM805.

Figure 37. Watchdog timing




Table 7. DC and AC characteristics

Sym	Alternative	Description	Test condition ⁽¹⁾	Min	Typ	Max	Unit
V_{CC} , V_{BAT} ⁽²⁾		Operating voltage	$T_A = -40$ to $+85$ °C	1.1 ⁽³⁾		5.5	V
I_{CC}		V_{CC} supply current	Excluding I_{OUT} ($V_{CC} < 5.5$ V)		40	60	μ A
			Excluding I_{OUT} ($V_{CC} < 3.6$ V)		35	50	μ A
		V_{CC} supply current in battery backup mode	Excluding I_{OUT} ($V_{BAT} = 2.3$ V, $V_{CC} = 2.0$ V, $MR = V_{CC}$)		25	35	μ A
I_{BAT} ⁽⁴⁾		V_{BAT} supply current in battery backup mode	Excluding I_{OUT} ($V_{BAT} = 3.6$ V)		0.4	1.0	μ A
V_{OUT1}		V_{OUT} voltage (active)	$I_{OUT1} = 5$ mA ⁽⁵⁾	$V_{CC} - 0.03$	$V_{CC} - 0.015$		V
			$I_{OUT1} = 75$ mA	$V_{CC} - 0.3$	$V_{CC} - 0.15$		V
			$I_{OUT1} = 250$ μ A, $V_{CC} > 2.5$ V ⁽⁵⁾	$V_{CC} - 0.0015$	$V_{CC} - 0.0006$		V
V_{OUT2}		V_{OUT} voltage (battery backup)	$I_{OUT2} = 250$ μ A, $V_{BAT} = 2.3$ V	$V_{BAT} - 0.1$	$V_{BAT} - 0.034$		V
			$I_{OUT2} = 1$ mA, $V_{BAT} = 2.3$ V		$V_{BAT} - 0.14$		V
		V_{CC} to V_{OUT} on-resistance			3	4	Ω
		V_{BAT} to V_{OUT} on-resistance			100		Ω

Table 7. DC and AC characteristics (continued)

Sym	Alternative	Description	Test condition ⁽¹⁾	Min	Typ	Max	Unit	
I _{LI}		Input leakage current (\overline{MR})	STM704/806 only; $\overline{MR} = 0\text{ V}, V_{CC} = 3\text{ V}$	20	75	350	μA	
		Input leakage current (PFI)	$0\text{ V} < V_{IN} < V_{CC}$	-20	2	+25	nA	
		Input leakage current (WDI)	$0\text{ V} < V_{IN} < V_{CC}$	-1		+1	μA	
I _{LO}		Output leakage current	STM804/805/795; $0\text{ V} < V_{IN} < V_{CC}$ ⁽⁶⁾	-1		+1	μA	
V _{IH}		Input high voltage (\overline{MR} , WDI)	$V_{RST}(\text{max}) < V_{CC} < 5.5\text{ V}$	0.7 V _{CC}			V	
V _{IL}		Input low voltage (\overline{MR} , WDI)	$V_{RST}(\text{max}) < V_{CC} < 5.5\text{ V}$			0.3 V _{CC}	V	
V _{OL}		Output low voltage (\overline{PFO} , \overline{RST} , RST, \overline{Vccsw})	$V_{CC} \geq V_{RST}(\text{max})$, I _{SINK} = 3.2 mA			0.3	V	
		Output low voltage (\overline{ECON})	$V_{CC} = V_{RST}(\text{max})$, I _{OUT} = 1.6 mA, E = 0 V			0.2 V _{CC}	V	
V _{OL}		Output low voltage (\overline{RST})	I _{OL} = 40 μA , V _{CC} = 1.0 V, V _{BAT} = V _{CC} , T _A = 0 °C to 85 °C			0.3	V	
			I _{OL} = 200 μA , V _{CC} = 1.2 V, V _{BAT} = V _{CC}			0.3	V	
V _{OH}		Output high voltage (\overline{RST} , RST) ⁽⁷⁾	I _{SOURCE} = 1 mA, V _{CC} = V _{RST} (max)	2.4			V	
		Output high voltage (\overline{ECON})	$V_{CC} = V_{RST}(\text{max})$, I _{OUT} = 1.6 mA, E = V _{CC}	0.8 V _{CC}			V	
		Output high voltage (\overline{PFO})	I _{SOURCE} = 75 μA , V _{CC} \geq V _{RST} (max)	0.8 V _{CC}			V	
V _{OHB}		V _{OH} battery backup (\overline{Vccsw} , RST)	I _{SOURCE} = 100 μA , V _{CC} = 0 V, V _{BAT} = 2.8 V	0.8 V _{BAT}			V	
		V _{OH} battery backup (\overline{ECON})	I _{SOURCE} = 75 μA , V _{CC} = 0 V, V _{BAT} = 2.8 V	0.8 V _{BAT}			V	
Power-fail comparator (NOT available on STM795)								
V _{PFI}		PFI input threshold	PFI falling (V _{CC} < 3.6 V)	STM802/ 804/806	1.212	1.237	1.262	V
				STM690/ 704/805	1.187	1.237	1.287	V
		PFI hysteresis	PFI rising (V _{CC} < 3.6 V)		10	20	mV	
t _{PF}		PFI to \overline{PFO} propagation delay			2		μs	
I _{SC}		\overline{PFO} output short to GND current	V _{CC} = 3.6 V, $\overline{PFO} = 0\text{ V}$	0.1	0.75	2.0	mA	

Table 7. DC and AC characteristics (continued)

Sym	Alternative	Description	Test condition ⁽¹⁾	Min	Typ	Max	Unit	
Battery switchover								
V_{SO}		Battery backup switchover voltage ⁽⁸⁾⁽⁹⁾	Power-down	$V_{BAT} > V_{SW}$		V_{SW}	V	
				$V_{BAT} < V_{SW}$		V_{BAT}	V	
			Power-up	$V_{BAT} > V_{SW}$		V_{SW}	V	
				$V_{BAT} < V_{SW}$		V_{BAT}	V	
		V_{SW}				2.4	V	
		Hysteresis				40	mV	
Reset thresholds								
V_{RST} (10)		Reset threshold	STM690T/ 704T/795T/ 805T	V_{CC} falling	3.00	3.075	3.15	V
				V_{CC} rising	3.00	3.085	3.17	V
			STM802T/ 804T/806T	V_{CC} falling	3.00	3.075	3.12	V
				V_{CC} rising	3.00	3.085	3.14	V
			STM690S/ 704S/795S/ 805S	V_{CC} falling	2.85	2.925	3.00	V
				V_{CC} rising	2.85	2.935	3.02	V
			STM802S/ 804S/806S	V_{CC} falling	2.88	2.925	3.00	V
				V_{CC} rising	2.88	2.935	3.02	V
			STM690R/ 704R/795R/ 805R	V_{CC} falling	2.55	2.625	2.70	V
				V_{CC} rising	2.55	2.635	2.72	V
			STM802R/ 804R/806R	V_{CC} falling	2.59	2.625	2.70	V
				V_{CC} rising	2.59	2.635	2.72	V
t_{rec}		\overline{RST} pulse width	$V_{CC} < 3.6$ V	140	200	280	ms	
Push-button reset input (STM704/806)								
t_{MLMH}	t_{MR}	\overline{MR} pulse width		100	20		ns	
t_{MLRL}	t_{MRD}	\overline{MR} to \overline{RST} output delay			60	500	ns	
Watchdog timer (NOT available on STM704/795/806)								
t_{WD}		Watchdog timeout period	$V_{RST} (max) < V_{CC} < 3.6$ V	1.12	1.60	2.24	s	
		WDI pulse width	$V_{RST} (max) < V_{CC} < 3.6$ V	100	20		ns	
Chip enable gating (STM795 only)								
		\overline{E} to \overline{E}_{CON} resistance	$V_{CC} = V_{RST} (max)$		46		Ω	

Table 7. DC and AC characteristics (continued)

Sym	Alternative	Description	Test condition ⁽¹⁾	Min	Typ	Max	Unit
		\bar{E} to \bar{E}_{CON} propagation delay	$V_{CC} = V_{RST} \text{ (max)}$		2	7	ns
		Reset to \bar{E}_{CON} high delay			10		μs
I_{SC}		\bar{E}_{CON} short circuit current	$V_{CC} = 3.6 \text{ V, disable mode,}$ $\bar{E}_{CON} = 0 \text{ V}$	0.1	0.75	2.0	mA

- Valid for ambient operating temperature: $T_A = -40$ to $85 \text{ }^\circ\text{C}$; $V_{CC} = V_{RST} \text{ (max)}$ to 5.5 V ; and $V_{BAT} = 2.8 \text{ V}$ (except where noted).
- V_{CC} supply current, logic input leakage, watchdog functionality, push-button reset functionality, PEI functionality, state of RST and RST tested at $V_{BAT} = 3.6 \text{ V}$, and $V_{CC} = 5.5 \text{ V}$. The state of RST or RST and PFO is tested at $V_{CC} = V_{CC} \text{ (min)}$. Either V_{CC} or V_{BAT} can go to 0 V if the other is greater than 2.0 V .
- $V_{CC} \text{ (min)} = 1.0 \text{ V}$ for $T_A = 0 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$.
- Tested at $V_{BAT} = 3.6 \text{ V}$, $V_{CC} = 3.5 \text{ V}$ and 0 V .
- Guaranteed by design.
- The leakage current measured on the RST pin (STM804/805) or \bar{RST} pin (STM795) is tested with the reset output not asserted (output high impedance).
- Not valid for STM795/804/805 (open drain).
- When $V_{BAT} > V_{CC} > V_{SW}$, V_{OUT} remains connected to V_{CC} until V_{CC} drops below V_{SW} .
- When $V_{SW} > V_{CC} > V_{BAT}$, V_{OUT} remains connected to V_{CC} until V_{CC} drops below the battery voltage (V_{BAT}) - 75 mV .
- The reset threshold tolerance is wider for V_{CC} rising than for V_{CC} falling due to the 10 mV (typ) hysteresis, which prevents internal oscillation.

6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 SO8 package information

Figure 38. SO8 package outline




Table 8. SO8 package mechanical data

Symb	mm			inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.75			0.069
A1	0.10		0.25	0.04		0.010
A2	1.25			0.049		
b	0.28	0.40	0.48	0.011	0.016	0.019
c	0.17		0.23	0.007		0.010
D	4.80	4.90	5.00	0.189	0.193	0.197
E	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
e		1.27			0.050	
h	0.25		0.50	0.010		0.020
L	0.40	0.635	1.27	0.016		0.050
L1		1.04			0.040	
k	1°		8°	1°		8°
ccc			0.10			0.004

6.2 MiniSO8 package information

Figure 39. MiniSO8 package outline




Table 9. MiniSO8 mechanical data

Symb	mm			inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.1			0.043
A1	0		0.15	0		0.006
A2	0.75	0.85	0.95	0.03	0.033	0.037
b	0.22		0.4	0.009		0.016
c	0.08		0.23	0.003		0.009
D	2.8	3	3.2	0.11	0.118	0.126
E	4.65	4.9	5.15	0.183	0.193	0.203
E1	2.8	3	3.1	0.11	0.118	0.122
e		0.65			0.026	
L	0.4	0.6	0.8	0.016	0.024	0.031
L1		0.95			0.037	
L2		0.25			0.01	
k	0°		8°	0°		8°
ccc			0.1			0.004

7 Part numbering

Table 10. Ordering information scheme

Example:	STM690	T	M	6	E
Device type	STM690/704/795/802/804/805/806				
Reset threshold voltage					
T = STM690/704/795/805 = $V_{RST} = 3.00\text{ V to }3.15\text{ V}$ STM802/804/806 = $V_{RST} = 3.00\text{ V to }3.12\text{ V}$					
S = STM690/704/795/805 = $V_{RST} = 2.85\text{ V to }3.00\text{ V}$ STM802/804/806 = $V_{RST} = 2.88\text{ V to }3.00\text{ V}$					
R = STM690/704/795/805 = $V_{RST} = 2.55\text{ V to }2.70\text{ V}$ STM802/804/806 = $V_{RST} = 2.59\text{ V to }2.70\text{ V}$					
Package					
M = SO8 DS = MiniSO8					
Temperature range					
6 = -40 to 85 °C					
Shipping method					
E = ECOPACK® package, tubes F = ECOPACK® package, tape and reel					

Table 11. Marking description

Part number	Reset threshold	Package	Topside marking
STM690T	3.075	SO8	690T
		MiniSO8	
STM690S	2.925	SO8	690S
		MiniSO8	
STM690R	2.625	SO8	690R
		MiniSO8	
STM704T	3.075	SO8	704T
		MiniSO8	
STM704S	2.925	SO8	704S
		MiniSO8	
STM704R	2.625	SO8	704R
		MiniSO8	
STM795T	3.075	SO8	795T
		MiniSO8	
STM795S	2.925	SO8	795S
		MiniSO8	
STM795R	2.625	SO8	795R
		MiniSO8	
STM802T	3.075	SO8	802T
		MiniSO8	
STM802S	2.925	SO8	802S
		MiniSO8	
STM802R	2.625	SO8	802R
		MiniSO8	
STM804T	3.075	SO8	804T
		MiniSO8	
STM804S	2.925	SO8	804S
		MiniSO8	
STM804R	2.625	SO8	804R
		MiniSO8	
STM805T	3.075	SO8	805T
		MiniSO8	
STM805S	2.925	SO8	805S
		MiniSO8	

Table 11. Marking description

Part number	Reset threshold	Package	Topside marking
STM805R	2.625	SO8	805R
		MiniSO8	
STM806T	3.075	SO8	806T
		MiniSO8	
STM806S	2.925	SO8	806S
		MiniSO8	
STM806R	2.625	SO8	806R
		MiniSO8	

8 Revision history

Table 12. Document revision history

Date	Revision	Changes
31-Oct-2003	1	Initial release.
22-Dec-2003	2	Reformatted; update characteristics (Figure 1, 3, 4, 11, 13, 14, 37; Table 1, 3, 4, 7, 9, 11).
16-Jan-2004	2.1	Added Typical operating characteristics (Figure 17, 18, 20 to 26, 29, 30 to 34).
07-Apr-2004	2.2	Updated characteristics (Figure 13, 29, 30, Table 1, 3, 7).
25-May-2004	3	Update characteristics (Table 3, 7).
02-Jul-2004	4	Update package availability, pin description; promote document (Figure 1, 14; Table 3, 10).
29-Sep-2004	5	Clarify root part numbers, pin descriptions, update characteristics (Figure 2, to, 11, 13, 14, 35; Table 1, 3, 6, 7, 10).
25-Feb-2005	6	Update characteristics (Figure 11, 16, to 35; Table 7).
05-Apr-2006	7	Update characteristics (Figure 13).
20-Nov-2009	8	Updated Section 1.1.6, Section 1.1.8, Figure 10, 11, 19, Table 3, 5, 7; added text to Section 6.
18-Aug-2010	9	Updated Features, Section 2.4: Backup battery switchover.
13-Mar-2024	10	Updated figure on the cover page, V_{OL} and V_{OH} test condition in Table 7 , Section 6.1 and Section 6.2 .

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved